

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

0808.65202

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

3
Dwyatt
JC962 U.S. PRO
09/777755
02/06/01

In Re U.S. Patent Application)
Applicant: Nigel Peter Topham)
Serial No.)
Filed: February 6, 2001)
For: COMMUNICATING INSTRUCTION)
RESULTS IN PROCESSORS AND)
COMPILING METHODS FOR)
PROCESSORS)
Art Unit:)

I hereby certify that this paper is being deposited with the United States Postal Service as EXPRESS MAIL in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on February 6, 2001. Express Label No.: EL 769181672 US

Signature: L. Dawle

CLAIM FOR PRIORITY

Assistant Commissioner for Patents
Washington, DC 20231

Sir:

Applicant claims foreign priority benefits under 35 U.S.C. § 119 on the basis of the foreign application identified below:

United Kingdom Patent Application No. 0002848.0, filed February 8, 2000.

A certified copy of the priority document is enclosed.

Respectfully submitted,

GREER, BURNS & CRAIN, LTD.

By: Patrick G. Burns
Patrick G. Burns
Reg. No. 29,367

February 6, 2001
300 South Wacker Drive
Suite 2500
Chicago, IL 60606
(312) 360-0080



24978

PATENT TRADEMARK OFFICE



0808.65202 (USP)
(30) 793-0080



INVESTOR IN PEOPLE

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ



I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

I also certify that the attached copy of the request for grant of a Patent (Form 1/77) bears an amendment, effected by this office, following a request by the applicant and agreed to by the Comptroller-General.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated

11 JAN 2001

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

RECEIVED BY HAND
FEB 2000

The Patent Office

Cardiff Road
Newport
Gwent NP9 1RH

1. Your reference HL74289/PMH

2. Patent application number
(The Patent Office will fill in this part)

08 FEB 2000

0002848.0

3. Full name, address and postcode of the or of each applicant (underline all surnames)

SIROYAN LIMITED
Wyvol's Court 12-15 HANGER GREEN LANE
Swallowfield LONDON
Reading W5 3AT
RG7 1WY

78 3076300K3.

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

United Kingdom

ALC 28-11-00 UK.

4. Title of the invention

COMMUNICATING INSTRUCTION RESULTS IN PROCESSORS AND COMPILING
METHODS FOR PROCESSORS

5. Full name of your agent (if you have one)

Haseltine Lake & Co.

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Imperial House
15-19 Kingsway
London WC2B 6UD

Patents ADP number (if you know it)

34001

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number (if you know it)

Date of filing (day/month/year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing (day/month/year)

8. Is a statement of inventorship and of right to a grant of patent required in support of this request? (Answer "Yes" if:

Yes

a) any applicant named in part 3 is not an inventor, or
b) there is an inventor who is not named as an applicant, or
c) any named applicant is a corporate body.
See note (d))

9. ☒ the number of sheets for any of the following items you are filing with this form.
Do not count copies of the same document.

Continuation sheets of this form

Description	29
Claims(s)	6
Abstract	1
Drawing(s)	10

Handwritten: 210

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to a grant of patent (*Patents Form 7/77*)

Request for preliminary examination and search (*Patents Form 9/77*)

Request for substantive examination (*Patents Form 10/77*)

Any other documents
(please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature

Date

Haseltine Lake & Co. Agents for the Applicants

Handwritten signature: Haseltine Lake & Co.

8 February 2000

12. Name and daytime telephone number of person to contact in the United Kingdom

Matthew Hitching

[0207] 420 0500

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

**Statement of inventorship and of
right to grant of a patent**

The Patent Office

Cardiff Road
Newport
Gwent NP9 1RH

1. Your reference

HL74289/PMH

2. Patent application number
(if you know it)

0002848.0

08 FEB 2000

3. Full name of the or of each applicant

SIROYAN LIMITED

4. Title of the invention

COMMUNICATING INSTRUCTION RESULTS IN PROCESSORS AND COMPILING
METHODS FOR PROCESSORS

5. State how the applicant(s) derived the right
from the inventor(s) to be granted a patent

By virtue of the inventor's contract of employment with the applicant

6. How many, if any, additional Patent Forms 7/77 are
attached to this form?
(see note (c))

None

7.

I/We believe that the person(s) named over the page (and on
any extra copies of this form) is/are the inventor(s) of the invention
which the above patent application relates to.

Signature

Date

Haseltine Lake & Co. Agents for the Applicants

Haseltine Lake & Co.

8 February 2000

8. Name and daytime telephone number of person to
contact in the United Kingdom

Matthew Hitching

[0207] 420 0500

Notes

- a) If you need help to fill in this form or you have any questions, please contact the patent office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there are more than three inventors, please write the names and addresses of the other inventors on the back of another Patents Form 7/77 and attach it to this form.
- d) When an application does not declare any priority, or declares priority from an earlier UK application, you must provide enough copies of this form so that the Patent Office can send one to each inventor who is not an applicant.
- e) Once you have filled in the form you must remember to sign and date it.



Enter the full names, addresses and postcodes of the inventors in the boxes and underline the surnames

Dr Nigel Peter TOPHAM

~~6 Heather Close~~

6 Carolina Place

Finchampstead

Wokingham

RG40 ~~4PX~~ 4 PQ

7830797002

Patents ADP number (if you know it)

AUC 28.11.00 KK.

Patents ADP number (if you know it)

Patents ADP number (if you know it)

Reminder

Have you signed this form?

DUPLICATE

-1-

COMMUNICATING INSTRUCTION RESULTS IN PROCESSORS
AND COMPILING METHODS FOR PROCESSORS

The present invention relates to communicating
5 instruction results in processors and to compiling
methods for processors. In particular, the present
invention relates to allocating registers for storing
instruction results in processors such as
microprocessors.

10 In high-performance computing, a high rate of
instruction execution is usually required of the target
machine (e.g. microprocessor). Execution time is often
dominated by loop structures within the application
program. To permit a high rate of instruction
15 execution a processor may include a plurality of
individual execution units, with each individual unit
being capable of executing one or more instructions in
parallel with the execution of instructions by the
other execution units.

20 Such a plurality of execution units can be used to
provide a so-called software pipeline made up of a
plurality of individual stages. Each software pipeline
stage has no fixed physical correspondence to
particular execution units. Rather, when a loop
25 structure in an application program is compiled the
machine instructions which make up an individual
iteration of the loop are scheduled for execution by
the different execution units in accordance with a
software pipeline schedule. This schedule is divided
30 up into successive stages and the instructions are
scheduled in such a way as to permit a plurality of
iterations to be carried out in overlapping manner by
the different execution units with a selected loop
initiation interval between the initiations of
35 successive iterations. Thus, when a first stage of an
iteration i terminates and that iteration enters a

second stage, execution of the next iteration $i+1$ is initiated in a first stage of the iteration $i+1$. Thus, instructions in the first stage of iteration $i+1$ are executed in parallel with execution of instructions in the second stage of iteration i .

In such software pipelined loops there are usually loop-variant values, i.e. expressions which must be reevaluated in each different iteration of the loop, that must be communicated between different instructions in the pipeline. To deal with such loop-variant values it is possible to store them in a so-called rotating register file. In this case, each loop-variant value is assigned a logical register number within the rotating register file, and this logical register number does not change from one iteration to the next. Inside the rotating register file each logical register number is mapped to a physical register within the register file and this mapping is rotated each time a new iteration is begun, i.e. each time a pipeline boundary is closed. Accordingly, corresponding instructions in different iterations can all refer to the same logical register number, making the compiled instructions simple, whilst avoiding a value produced by one iteration from being overwritten by a subsequently-executed instruction of a different iteration.

For previously-considered processors the task of the compiler in allocating registers within the rotating register file to values produced in a loop computation is complicated, as will be explained in more detail later in the present specification. It is therefore desirable to provide a mechanism for identifying intermediate values, including loop-variant values, within a loop computation that can simplify the compiler task of allocating registers within the rotating register file. It is also desirable to

provide an instruction set for a processor in which the instructions are more compact.

According to a first aspect of the present invention there is provided a processor including:

5 instruction issuing means for issuing, in a predetermined sequence, instructions to be executed, the said sequence of instructions including preselected value-producing instructions which, when executed, produce respective values; instruction executing means

10 for executing the issued instructions; register means, having a plurality of registers, for storing values produced by the executed instructions; sequence number assigning means for assigning said values produced by said value-producing instructions respective sequence

15 numbers according to the order of issuance of their respective value-producing instructions; and register allocating means for allocating each said produced value one of the said registers, for storing that produced value, in dependence upon the sequence number assigned to that value.

20

For such a processor the compiler task in allocating registers is simplified. For example, the register means may be in the form of a rotating register file and the registers may be remapped

25 (renamed) each time one of the preselected value-producing instructions is issued. The instruction set for such a processor can also be more compact in that value-producing instructions need not specify any destination register for storing their respective

30 produced values.

According to a second aspect of the present invention there is provided a compilation method, for converting a sequence of high-level program instructions into a corresponding sequence of low-level

35 instructions to be executed by a processor, the method comprising the steps of: determining which said low-

level instructions of the said corresponding sequence are preselected value-producing instructions and which are preselected value-requiring instructions, each said value-producing instruction being an instruction which when executed will produce a value, and each said value-requiring instruction being an instruction which when executed will require the said value produced by a previously-issued value-producing instruction; assigning said produced values respective sequence numbers according to the order in which their respective value-producing instructions will be issued during execution; and coding each said value-requiring instruction with information for use by the said processor during execution to identify the said produced value required by that instruction, that information being dependent on the said sequence number assigned to that produced value.

According to a third aspect of the present invention there is provided a computer program which, when run on a computer, causes the computer to carry out a compilation method embodying the aforesaid second aspect of the present invention.

According to a fourth aspect of the present invention there is provided a computer program which, when run on a computer, causes the computer to carry out a compilation method for converting a sequence of high-level program instructions into a corresponding sequence of low-level instructions to be executed by a processor, the computer program including: a determining portion for determining which said low-level instructions of the said corresponding sequence are preselected value-producing instructions and which are preselected value-requiring instructions, each said value-producing instruction being an instruction which when executed will produce a value and each said value-requiring instruction being an instruction which when

executed will require the value produced by a
previously-issued value-producing instruction; an
assigning portion for assigning the produced values
respective sequence numbers according to the order in
5 which their respective value-producing instructions
will be issued during execution; and a coding portion
for coding each value-requiring instruction with
information for use by the processor to identify the
said produced value required by that instruction, that
10 information being dependent on the sequence number
assigned to that produced value.

Reference will now be made, by way of example, to
the accompanying drawings, in which:

Fig. 1 shows parts of a processor embodying the
15 present invention;

Fig. 2 shows a schematic diagram illustrating a
symbolic data-flow graph used in a compiling process;

Fig. 3 is a schematic diagram illustrating a tree-
structured internal representation of the Fig. 2 graph
20 used in the compiling process; and

Fig. 4 presents a table for use in explaining
software-pipelined execution of instructions by a
processor;

Fig. 5 is a schematic representation of one part
25 of a register file included in a previously-considered
processor;

Figs. 6(A) and 6(B) present a table for use in
explaining how registers are designated in a compiling
process for the previously-considered processor of Fig.
30 5;

Fig. 7 presents a table for use in explaining
software-pipelined execution of instructions by a
processor embodying the present invention;

Fig. 8 shows a schematic diagram illustrating how
35 registers are allocated in the Fig. 7 execution;

Fig. 9 shows parts of the Fig. 1 processor in one

embodiment of the present invention; and

Fig. 10 shows a flowchart for use in explaining a compiling process embodying the present invention.

Fig. 1 shows parts of a processor embodying the present invention. In this example, the processor is a very long instruction word (VLIW) processor with hardware support for software pipelining and cyclic register renaming. The processor 1 includes an instruction issuing unit 10, a schedule storage unit 12, respective first, second and third execution units 14, 16 and 18, and a register file 20. The instruction issuing unit 10 has three issue slots IS1, IS2 and IS3 connected respectively to the first, second and third execution units 14, 16 and 18. A first bus 22 connects all three execution units 14, 16 and 18 to the register file 20. A second bus 24 connects the first and second units 14 and 16 (but not the third execution unit 18 in this embodiment) to a memory 26 which, in this example, is an external random access memory (RAM) device. The memory 26 could alternatively be a RAM internal to the processor 1.

Incidentally, although Fig. 1 shows shared buses 22 and 24 connecting the execution units to the register file 20 and memory 26, it will be appreciated that alternatively each execution unit could have its own independent connection to the register file and memory.

The processor 1 performs a series of processing cycles. In each processing cycle the instruction issuing unit 10 can issue one instruction at each of the issue slots IS1 to IS3. The instructions are issued according to a software pipeline schedule (described below) stored in the schedule storage unit 12.

The instructions issued by the instruction issuing unit 10 at the different issue slots are executed by

the corresponding execution units 14, 16 and 18. In this embodiment each of the execution units can execute more than one instruction at the same time, so that execution of a new instruction can be initiated prior to completion of execution of a previous instruction issued to the execution unit concerned.

To execute instructions, each execution unit 14, 16 and 18 has access to the register file 20 via the first bus 22. Values held in registers contained in the register file 20 can therefore be read and written by the execution units 14, 16 and 18. Also, the first and second execution units 14 and 16 have access via the second bus 24 to the external memory 26 so as to enable values stored in memory locations of the external memory 26 to be read and written as well. The third execution unit 18 does not have access to the external memory 26 and so can only manipulate values contained in the register file 20 in this embodiment.

Next, operation of the Fig. 1 processor will be described in more detail, and a compiling process for compiling instructions for the processor, will be described with reference to a specific example. In this specific example, it is assumed that an application program, written in the high-level language C, contains the following simple loop:

```
1:  for (i = 0; i < m; i++)
2:      dy(i) = dy(i) + da * dx(i)
```

Such a loop is very commonly found in application programs (packages) used to perform linear algebra. In this loop, each element $dy(i)$ ($i=0, 1, \dots, m-1$) of an array dy is increased by the product of a constant value da and a corresponding element $dx(i)$ of a further array dx.

The process of compiling this loop for the Fig. 1

processor begins with the creation of a symbolic data-flow graph as shown in Fig. 2. The next step is to perform a variety of optimisations to convert the Fig. 2 data-flow graph into a form which is closer to actual machine instructions of the Fig. 1 processor. During this optimisation step the compiler determines what values change within the loop (loop-variant values) and what values remain the same (loop-invariant values). For example, the value of *da* is not altered at all during the loop.

The arrays *dx* and *dy* will be stored in memory locations in the external memory 26 (Fig. 1) and so references to them in the Fig. 2 data-flow graph must be converted into corresponding memory access operations. Thus, each array *dx* and *dy* needs at least one pointer for pointing to the storage locations in the external memory 26 where the elements of the array are stored. Each such pointer is held in a register of the register file 20.

Although the constant value *da* could be dealt with using a similar pointer to its location in the memory, as the value is loop-invariant it is more convenient and fast to keep it directly in its own register of the register file 20 during execution of the loop.

Finally, in the optimisation process the compiler takes account of any advantageous features of the available processor instructions such as auto-increment addressing modes.

An example of an internal compiler representation of the Fig. 2 data-flow graph resulting from the optimisation process is shown in Fig. 3. Fig. 3 shows the individual machine instructions and their dependence relationships (an arrow pointing from a first instruction to a second instruction indicates that the second instruction is dependent upon the result of execution of the first instruction). Each

arrow in Fig. 3 also has associated with it a number which denotes the number of processor cycles required to complete the execution of the instruction from which the arrow points.

5 The first instruction I1 in Fig. 3 is a load instruction "ld v0, (r1++)". This instruction is used to load into a register v0 of the register file 20 the value of the array element dx(i). The value is read from the memory location in the external memory 26
10 pointed to by a further register r1 of the register file. The "++" after "r1" in instruction I1 denotes that after reading the memory location pointed to by the register r1, the register r1 is to be incremented to point to the next successive location in the
15 external memory 26. This is an example of the compiler taking advantage of an auto-increment addressing mode feature of the processor 1.

 The second instruction I2 is a multiply instruction "mul v1, r3, v0". This multiply
20 instruction is used to multiply the value of dx(i), loaded in the first instruction I1 into the register v0, by the value of da held in another register r3 of the register file 20. The result of the multiplication is stored in a register v1 of the register file 20.

25 The third instruction I3 in Fig. 3 is another load instruction "ld v2, (r2++)". This second load instruction is used to load into a register v2 of the register file 20 the value of the array element dy(i) held in the memory location pointed to by a register r2
30 of the register file 20. This second load instruction is also an auto-increment addressing mode instruction which increments the register r2 automatically after the read operation so that it then points to the next memory location after the location just read.

35 The fourth instruction I4 in Fig. 3 is an add instruction "add v3, v1, v2". This instruction adds

together the respective values held in the registers v1 and v2 (i.e. $da \cdot dx(i)$ and $dy(i)$) and stores the result in a further register v3 of the register file 20.

5 The fifth instruction I5 in Fig. 3 is a store instruction "st v3, (r4++)". This instruction is used to store the value held in the register v3 in the external memory 26 at the memory location for $dy(i)$ pointed to by a further register r4 contained in the register file 20.

10 The memory location (pointed to by the register r2) from which $dy(i)$ is read in the second load instruction I3 must be the same memory location (pointed to by the register r4) into which $dy(i)$ is written in the store instruction I5. It might
15 therefore be considered better to use a single register (e.g. r2) to point to $dy(i)$ in both the second load instruction I3 and the store instruction I5. However, in this example the use of a single register is not possible because (as will be apparent from the later
20 description) the software pipelining results in the second load instruction I3 in the next iteration being executed before the store instruction I5 in the current iteration. If the store instruction I5 were to use the same register r2 as the load instruction I3 to point to
25 $dy(i)$, the register r2 would have been incremented by the load instruction I3 of the next iteration before it could be used by the store instruction I5 of the current iteration. For this reason, the two registers r2 and r4 are used in Fig. 3 to point to $dy(i)$, the two
30 registers having the same value at the start of each iteration and each being incremented once during the course of the iteration but the incrementing of r4 being deferred relative to that of the register r2.

35 In Fig. 3, it can be seen that the results produced by the instructions I1 to I4 are all loop-variant values which must be distinguished from one

another in different iterations. For this reason, these intermediate values are assigned temporary register identifiers (numbers) v0 to v3. These are not the final register assignments but are merely temporary labels for the instruction results (arrows in the data-flow graph) applied by the compiler. The registers r1 to r4, on the other hand, are assigned final (permanent) register numbers because the computation results destined for registers r1 to r4 have latencies and lifetimes that do not span more than one iteration, i.e. by the time r1 needs to be rewritten in a given iteration, the produced value stored in r1 in a previous iteration is no longer needed by any other iteration.

Conceptually, the process of executing one iteration of the loop as shown in Fig. 3 involves evaluating the nodes in the tree starting at the nodes with no predecessor and working towards the root of the tree. In this case, therefore, the order of execution is from I1 to I5 in Fig. 3.

The next stage of the compiling process is to create a software pipeline schedule.

The first phase of software pipelining involves determining a loop initiation interval (II), i.e. the interval between initiation of successive iterations of the loop. This loop initiation interval depends on the available resources in the processor in comparison with the number of instructions to execute, as well as the presence of any cycles in the data-flow graph. For example, the Fig. 1 processor has three instruction issue slots IS1 to IS3 and three execution units 14, 16 and 18, of which only the first and second execution units 14 and 16 are capable of accessing the external memory 26. It may also be the case that the execution units may be "specialised" units in the sense that they are optimised individually for carrying out different

tasks. For example, it may be that only certain of the execution units are capable of performing certain types of instruction.

In the present example, it will be assumed that, taking account of the available resources, the loop initiation interval II is determined as two processor cycles. Also, it will be assumed that only the third execution unit 18 is equipped with the resources (e.g. an arithmetic and logic unit ALU) necessary to execute add and multiple instructions.

After this first phase, the next phase is to create a schedule which obeys a so-called modulo scheduling constraint. This constraint relates to the instructions making up one iteration (i.e. the instructions $I1$ to $I5$ in Fig. 3). For each available issue slot, an instruction may be scheduled for issue from the slot concerned at cycle x if and only if there are no instructions scheduled for issue from the same issue slot at cycle y , where y modulo II is equal to x . This modulo constraint, if met, ensures that each issue slot only issues a maximum of one instruction per processor cycle.

Table 1 below presents a modulo scheduling table corresponding to the Fig. 3 tree structure. Table 1 shows how the five instructions $I1$ to $I5$ making up one iteration of the loop are scheduled. In particular, columns 3 to 5 of the table show the cycle in the schedule when each instruction is issued, the software pipeline stage in which it occurs, and the issue slot by which the instruction is issued (i.e. the execution unit which executes the instruction). In Table 1, the final four columns indicate logical register numbers and shading is used to illustrate value lifetimes, as will be explained later in detail with reference to Figs. 5, 6(A) and 6(B).

Table 1

stage	cycle	issue slot 1	issue slot 2	issue slot 3	v0	v1	v2	v3
1	0	ld v0, (r1++)			s0			
	1				s0			
2	2			mul v1, v0, r3	s1	s2	s4	
	3	ld v2, (r2++)				s2	s5	
3	4					s3	s5	s6
	5			add v3, v1, v2		s3		s7
4	6							s7
	7							s8
5	8							s8
	9		st v3, (r4++)					s8

As shown in Table 1, because of the modulo scheduling constraint no two instructions can be scheduled a multiple of two cycles apart in the same issue slot. Thus, once the first load instruction I1 has been scheduled for issue from issue slot 1 in cycle 0, the next instruction, i.e. the multiply instruction I2 which is to be issued in cycle 2, must be scheduled in a different issue slot from issue slot 1, in this case issue slot 3. Issue slot 3 is chosen because only the third execution unit 18 is capable of executing multiply instructions in this example. Similarly, once the second load instruction I3 has been scheduled for issue in cycle 3 from issue slot 1, the next instruction, i.e. the add instruction I4 which is scheduled for issue in cycle 5, must be issued from a different slot from slot 1, in this case again the slot 3. The fifth instruction, which is the store instruction I5, is required to be issued at cycle 9. Because of the modulo constraint, this cannot be issued

in either issue slot 1 or issue slot 3, and must accordingly be assigned to issue slot 2.

It should be understood that the schedule in Table 1 relates to one iteration only. Every II cycles
5 another iteration is initiated according to the same schedule. Thus, when the current iteration is at stage 1, the immediately-preceding iteration will be at stage 2, the iteration before that will be at stage 3, the iteration before that at stage 4 and the iteration
10 before that at stage 5. The instructions are scheduled for issue by the same issue slots in all iterations, that each issue slot issues the same instruction every II cycles.

Figure 4 shows how first to sixth different
15 iterations ($i=0$ to $i=5$) overlap with one another. In Figure 4, the notation is as follows:

L1 denotes the first load instruction I1,
M denotes the multiply instruction I2,
20 L2 denotes the second load instruction I3,
A denotes the add instruction I4, and
S denotes the store instruction I5.

In cycle 0, the first iteration ($i=0$) commences
25 with the issuance from issue slot 1 of the first load instruction L1. No instructions are initiated in cycle 1. In cycle 2, execution of the second iteration ($i=1$) is initiated with the issuance from issue slot 1 of the load instruction L1. Simultaneously, the multiply
30 instruction M of the first iteration is also issued from issue slot 3. In cycle 3, only the second load instruction L2 of the first iteration is issued. It will be appreciated that, at the time of issuance of L2 of the first iteration, L1 of the second iteration is
35 still not complete. It follows that the first execution unit 14 in the Fig. 1 processor must be

capable of executing these two load instructions in parallel with one another in this embodiment.

In cycle 4 execution of the third iteration ($i=2$) is initiated with the issuance from slot 1 of the first load instruction L1 of that iteration. At the same time, the multiply instruction M of the second iteration is issued from issue slot 3.

Execution continues in this way, until all operations for all iterations have been completed.

The pipelined nature of the execution of the iteration can be seen from Fig. 4. For example, at cycle 8, the fifth iteration ($i=4$) is at stage 1 of the Table 1 schedule, whilst the fourth iteration ($i=3$) is at stage 2, the third iteration ($i=2$) is at stage 3, the second iteration ($i=1$) is at stage 4 and the first iteration ($i=0$) is at stage 5.

As mentioned above, "v0" to "v3" are merely temporary identifiers (labels) assigned to the registers. These temporary register identifiers must be translated into logical register identifiers to be specified by the instructions. This translation task is performed by the compiler, taking into account the way in which registers are allocated by the processor at run-time.

Before describing how this task is carried out for a processor embodying the present invention, first an explanation will be given with reference to Figs. 5, 6(A) and 6(B) of how the task is carried out for a previously-considered processor not embodying the present invention.

Fig. 5 shows a schematic representation of one part of a register file 120 in the previously-considered processor. The part 120R shown in Fig. 5 is the part used by the processor for holding loop-variant values. The register file 120 may also have another part (not shown in Fig. 5) for holding loop-invariant

values.

As shown in Fig. 5, the part 120R comprises a plurality (in this example 16) of registers r0 to r15 arranged at successive addresses in the register file 20.

In the register file 120, the logical register identifier specified in an instruction is mapped to a physical register address using a mapping offset OFFSET. For example, as shown in Fig. 5, the mapping offset OFFSET is 10, which means that a logical register identifier s0 is mapped to physical register r10. Logical register identifier s1 is mapped to physical register r11, and so on. The mapping "wraps around" the part 120R so that, for example, logical register identifier s6 maps to physical register r0 when OFFSET equals 10.

In the previously-considered processor having the Fig.5 register file, when software pipeline execution is used, the mapping offset value OFFSET is changed each time execution of a new iteration is commenced, i.e. every II processor cycles. Changing the mapping offset value has the effect of changing the mapping between the logical register identifiers specified in the instructions and the actual physical registers in the part 20R of the register file 20. This is equivalent to renaming the registers.

The instructions which are executed in software pipelined manner (i.e. the five instructions shown in Table 1 in this example) need to keep the same logical register identifiers irrespective of the particular iteration being performed. However, the renaming of the registers must then be such as to provide each loop-variant value produced in any given iteration with its own register, accessible as necessary by any other instructions requiring that value, for as long as the value is needed (i.e. for the lifetime of the value,

shown by shading in the relevant one of the four final columns in Table 1).

For example, as shown in Table 1, the register for storing the value produced by the first load instruction issued in cycle 0 is assigned the temporary register identifier v0, and the produced value concerned has a minimum lifetime of three processor cycles because it is needed in cycle 2 as one of the input operands of the multiply instruction. Similarly, the value produced by the multiply instruction issued in cycle 2 is assigned the temporary register identifier v1, and this produced value has a minimum lifetime of four processor cycles because it is needed by the add instruction in cycle 5.

Taking into account the value lifetimes, and the renaming of the physical registers every II cycles in the previously-considered processor, it follows that for the previously-considered processor the compiler needs to use nine different logical register identifiers s0 to s8 to identify the registers used for holding loop-variant values in the present example.

Referring now to Figs. 6(A) and 6(B), the way in which, for the previously-considered processor, the temporary register identifiers v0 to v3 are translated by the compiler into the logical register identifiers s0 to s8 as shown in Table 1 will be explained. In Figs. 6(A) and 6(B), it is assumed that initially the mapping offset value OFFSET is 10. When a first iteration (i=0) is initiated, the first load instruction needs to be allocated a physical register in which to store the loaded value. As this value is the first value requiring a register, that register is specified using the logical register identifier s0 which is mapped within the register file 120 to the physical register r10.

The first renaming of the registers in the

previously-considered processor occurs at the start of processor cycle 2, whereupon OFFSET is decremented by 1 and becomes 9.

5 Two instructions are issued in cycle 2, the
multiply instruction of the first iteration and the
first load instruction of the second iteration. The
multiply instruction requires the value produced by the
first load instruction of the first iteration. Because
10 of the renaming of the registers that took place at the
start of cycle 2, the logical register identifier s1
must be used to retrieve that value from physical
register r10. The logical register identifier in the
first load instruction of the second iteration must be
the same (s0) as that in the first load instruction of
15 the first iteration. The multiply instruction in the
first iteration must also be provided with a register
for storing its result. The first free register, after
the registers r9 and r10 currently in use, is the
register r11, corresponding to logical register
20 identifier s2.

In cycle 3, the second load instruction of the
first iteration is issued. This instruction requires a
register in which to store its loaded value. The first
free register, after the registers r9 to r11 already in
25 use, is the register r12. However, for reasons that
will be explained later, r12 must be reserved by the
compiler for the produced value of a subsequent
iteration, so the loaded value produced by the second
load instruction of the first iteration is allocated
30 the register r13, requiring the logical register
identifier s4.

The next renaming of the registers in the
previously-considered processor occurs at the start of
processor cycle 4, whereupon OFFSET is again
35 decremented by 1 to have the value 8.

In cycle 4, the multiply instruction of the second

iteration and the first load instruction of the third iteration are issued. The logical register identifiers for these instructions are the same as for the previous multiply and first load instructions. The physical register r10 can be reused for storing the result of the multiply instruction of the second iteration, as the lifetime of the loop-variant value stored in that register in the previous iteration expired in cycle 2.

In cycle 5, the issued instructions are the add instruction of the first iteration and the second load instruction of the second iteration. The input operands for the add instruction are contained in the registers r11 and r13, requiring the add instruction to specify as logical register identifiers s3 and s5. The register r14, which is the first free register after the in-use register r13, is allocated for the storage of the result of the add instruction. This register is specified by the logical register identifier s6.

The reason why the register r12 had to be skipped in the first iteration can now be seen. The logical register identifier s4 used to allocate a register for storing the result of the second load instruction of the second iteration must be the same as the logical register identifier specified in the corresponding second load instruction of the first iteration. Had s4 been mapped to r12 in the first iteration, s4 would map to r11 in the second iteration. However, this cannot be done because r11, which is the register storing the value produced by the multiply instruction of the first iteration, is still in use at the beginning of cycle 5.

The resulting set of translated instructions corresponding to the instructions I1 to I5 in Figure 3 is shown at the bottom of Fig. 6(A) itself.

It can be seen from Figs. 6(A) and 6(B) that the task of the compiler in translating the temporary register identifiers v0 to v3 into logical register

identifiers s0 to s8 is a complicated one for the previously-considered processor. The apparently-available register r12 could not, for example, be allocated in the first iteration for storing the produced value of the second load instruction, as this would lead to a conflict in a subsequent cycle.

Table 2 below presents a modulo scheduling table corresponding to Table 1 but in accordance with an embodiment of the present invention.

Table 2

Schedule time		Instruction allocation to schedule			Value sequence		
stage	cycle	issue slot 1	issue slot 2	issue slot 3	s1	s2	s3
1	0	ld (r1++)			0	0	1
	1				2	2	3
2	2			mul @5, r3	4	4	5
	3	ld (r2++)			6	6	7
3	4				8	8	9
	5			add @5,@6	10	10	11
4	6				12	12	13
	7				14	14	15
5	8				16	16	17
	9		st @7, (r4++)		18	18	19

In Table 2 the five instructions required for each individual iteration are scheduled in the same cycles and issue slots as in Table 1, but the format of each instruction has been changed and simplified.

Referring back to Fig. 3, in a statically-scheduled processor the order in which the nodes of the Fig. 3 tree are evaluated is fixed by the compiler. Hence, the compiler knows the precise order in which values are produced and consumed during program

execution. With this knowledge, it is possible for the compiler to reference previously-computed values by their sequence number relative to the sequence number reached when the current instruction is issued.

5 Each value produced during the execution of a software pipelined loop schedule is assigned a sequence number by the compiler during compilation. For example, the first value produced has the sequence number 0, and subsequently-produced values are numbered
10 in increasing sequential order. When a loop schedule is software-pipelined there will be k iterations of the loop active concurrently, where k is the number of software pipeline stages after scheduling has taken place. The k iterations are executed in time-
15 overlapping manner, with each successive iteration starting II cycles after the previous iteration.

Fig. 7 presents again the table of Fig. 4 described previously, but with numbers added in parentheses against certain instructions in order to
20 illustrate how sequence numbers are assigned to values during compilation.

In cycle 8 in Fig. 7, the first load instruction $L1$ of the fifth iteration ($i=4$) is issued. This load instruction is a value-producing instruction as it
25 produces the value $dx(i)$ needed by the subsequent multiply instruction M of that iteration. It is assumed, as shown in Fig. 7, that the sequence number given by the compiler to the value produced by the cycle-8 first load instruction $L1$ is 0.

30 In cycle 8, another value-producing instruction is also issued by the instruction issuing unit 10 simultaneously with the first load instruction $L1$ of the fifth iteration. That other instruction is the multiply instruction M of the preceding (fourth)
35 iteration. That simultaneously-issued value-producing instruction is issued from issue slot 3, which is after

issue slot 1 in a predetermined order of the issue slots (1-2-3), and so the compiler allocates the value produced by the multiply instruction the next sequence number after the sequence number allocated to the value produced by the first load instruction L1, i.e. the sequence number 1.

Thus, although in any given cycle two or more value-producing instructions may be issued from different issue slots, the compiler can systematically assign different sequence numbers to the values produced by those instructions. The assignment is made systematic (predictable) by assigning the sequence numbers in the predetermined order of the issue slots of the simultaneously-issued instructions.

In cycle 9, issue slot 1 issues another value-producing instruction, namely the second load instruction L2 of the fourth iteration. The value produced by this instruction is accordingly assigned sequence number 2. Similarly, the add instruction A of the third iteration is issued from issue slot 3 in cycle 9. Again, this instruction is a value-producing instruction and so the value produced by the instruction must be assigned a sequence number. The sequence number assigned to the value produced by the add instruction in cycle 9 is 3 because the issue slot (issue slot 3) for the add instruction concerned follows (in the predetermined order of issue slots) the issue slot (slot 1) from which the other simultaneously-issued value-producing instruction (L2 of the fourth iteration) was issued.

The store instruction for the first iteration, also issued in cycle 9, is not a value-producing instruction. In fact, it is a value-consuming instruction. Accordingly, no sequence number is assigned to any value associated with the store instruction.

In cycle 10, two value-producing instructions are issued simultaneously by the instruction issue unit 10, namely the first load instruction L1 of the new iteration (sixth iteration) and the multiply instruction of the previous (fifth) iteration. L1 is issued from slot 1 so the value produced by it is assigned the next sequence number, 4. The multiply instruction is issued from the slot 3, and its produced value is assigned the sequence number 5.

During execution of the sequence of instructions by the processor at run-time, the processor allocates registers to the produced values in accordance with the order of issuance of the value-producing instructions which will produce those values, so that the produced values having the sequence numbers 0 to 5 in Fig. 7 are allocated to registers as shown in Fig. 8.

Referring back to Table 2, the form of the multiply instruction in Table 2 can now be explained. This multiply instruction has a first operand specified as "@5" and a second operand specified as "r3". The second operand is straightforward, and simply denotes the content of register r3 as in Table 1. This register stores the loop-invariant value da. The reference "@5" for the first operand denotes that the value required for the first operand is the value having the sequence number 5 less than the present sequence number. When the multiply instruction in cycle 10 of Fig. 7 is issued, the assigned sequence number reached is 5. From the reference "@5", therefore, the processor knows at execution time that it should use as the first operand the value whose assigned sequence number is 5 less than the current sequence number, namely the value produced by the first load instruction L1 issued in cycle 8. It also knows that the register allocated for storing the L1 result will be 5 registers in front of the latest-allocated

register in the renameable part of the register file 20, i.e. the register having the logical register identifier 5.

Thus, each input value needed by a value-requiring instruction such as the multiply instruction M can be specified precisely by the difference between the sequence number assigned to that input value and the sequence number reached at the point at which the value-requiring instruction is issued. This difference (e.g. "@5") may be referred to as a sequence offset.

Fig. 9 shows in more detail parts of the Fig. 1 processor which, in one embodiment of the present invention, perform the functions of sequence number assignment for the produced values and register allocation and identification.

In Fig. 9 the register file 20 has N registers in total, of which the lower-numbered K registers make up a statically-addressed region 20S and the higher-numbered N-K registers make up a dynamically-addressed (renameable) region 20R. This renameable region is generally similar to the part 120R already described with reference to Fig. 5. The registers of the statically-addressed region 20S are used for storing loop-invariant values, whilst the registers of the renameable region 20R are used for storing loop-variant values. The boundary between the two regions may be programmable. In the example of Table 2, the registers r1 to r4 are in the statically-addressed region 20S, and the boundary is programmed so that the renameable region starts at r5 (i.e. K=5).

A value-producing instruction detecting unit 30 is provided which detects when a value-producing instruction is issued. The value-producing instruction detecting unit 30 is conveniently included in the instruction issuing unit 10 of Fig. 1. Upon detecting the issuance of such an instruction, the value-

producing instruction detecting unit 30 produces a RENAME signal. The RENAME signal is applied to a register renaming unit 32. The register renaming unit 32 is connected to a mapping offset storing unit 34 which stores a mapping offset value OFFSET. In response to the RENAME signal the register renaming unit 32 decrements by one the mapping offset value OFFSET stored in the mapping offset storing unit 34.

The mapping offset value OFFSET stored in the mapping offset storing unit 34 is applied to a mapping unit 36. The mapping unit 36 also receives a logical register identifier (R) and outputs a physical register address (P). The logical register identifier (number) is an integer in the range from 0 to N-1. The mapping unit 36 implements a bijective mapping from logical register identifiers to physical register addresses. Each physical register address is also an integer in the range 0 to N-1 and identifies directly one of the actual hardware registers.

If an instruction specifies a logical register number R as one of its operands, and R is in the range 0 to K-1 inclusive, then the physical register number is identical to the logical register number of that operand. However, if R is in the range K to N-1 then the logical register number of that operand is given by P such that:

$$P = K + |R - K + \text{OFFSET}|_{N-K}$$

In this notation, $|y|_x$ means y modulo x.

When a value-producing instruction is issued that will produce a value requiring storage in one of the renameable registers, the next free register in the renameable region 20R is allocated automatically to the value to be produced. That register is simply the register having the logical register number 0, i.e. the

physical register number $K + |\text{OFFSET} - K|_{N-K}$. The execution unit which will execute the instruction is informed of the physical register number of the allocated register so that when the value is eventually produced it can be stored in the physical register concerned. Then the mapping offset value OFFSET is decremented by 1 in accordance with the RENAME signal issued by the detecting unit 30.

When a value-requiring instruction is issued that will require a value stored in one of the renameable registers, the register storing the required value is specified in the instruction using its sequence offset relative to the latest-allocated register. This sequence offset can be used directly to provide the logical register identifier R. The sequence offset is therefore applied to the mapping unit 30 which then produces the corresponding physical register number P. For example, in Fig. 8 the latest-allocated register when the multiply instruction of iteration $i=4$ is issued is the register having the logical register identifier $R=0$. This multiply instruction requires the produced value $dx(4)$ held in the register having the logical register identifier $R=5$. Thus, the sequence offset "@5" provides the logical register identifier (5) of the required register directly.

Incidentally, it will be appreciated that an issued instruction can be both a value-producing instruction and a value-requiring instruction.

Referring now to Fig. 10, parts of a compilation method for use in converting a sequence of high-level program instructions into a corresponding sequence of low-level instructions to be executed by the Fig. 1 processor will now be explained. In the case in which the processor supports software-pipelined execution the compilation method may include the steps described above with reference to Figs. 2, 3 and Table 1 for

producing a software pipeline schedule.

In a first step S1 in Fig. 10, the compiler determines which low-level instructions of the corresponding sequence are preselected value-producing instructions and which low-level instructions of the corresponding sequence are preselected value-requiring instructions. For example, the instructions I1 to I4 in Fig. 3 are all preselected value-producing instructions. In addition, the instructions I2, I4 and I5 are all preselected value-requiring instructions which require the produced values of previously-issued value-producing instructions.

In step S2, the compiler assigns sequence numbers to the produced values of the value-producing instructions in the order of issuance of those instructions. The assigned sequence numbers must reflect all overlapping iterations in the case of a software pipeline loop, as described previously with reference to Fig. 7.

Then in step S3, each value-requiring instruction is coded with information, such as the above-mentioned sequence offset, dependent on the sequence number assigned to the produced value that is required by the value-requiring instruction concerned.

A compilation method embodying the present invention can be implemented by a general-purpose computer operating in accordance with a computer program. This computer program may be carried by any suitable carrier medium such as a storage medium (e.g. floppy disc or CD Rom) or a signal. Such a carrier signal could be a signal downloaded via a communications network such as the Internet. The appended computer program claims are to be interpreted as covering a computer program by itself or in any of the above-mentioned forms.

The task of the compiler in computing the sequence

offset for each input value is simple as, for a given value-requiring instruction, the sequence offset is simply the difference between the sequence number assigned to the input value concerned and the assigned sequence number reached when the instruction is issued. This makes the compiler task in terms of register allocation in the rotating (renameable) part of the register file much more simple and quick.

In addition, each instruction in Table 2 is shorter compared to its corresponding instruction in Table 1 in that no destination register needs to be specified. This can make the code more compact and execution faster.

Incidentally, it will be understood that for the sequence offsets to be calculated correctly instructions that are turned off due to predicated execution must still advance the numbering of values. However, this never increases the number of registers needed to store intermediate values within a loop.

The technique described above operates correctly in conjunction with software pipelining provided that recurrence values (any loop-variant value that is computed as a function of itself in any previous iteration) are initialised outside the loop in the correct order.

The information included in each value-requiring instruction need not be a sequence offset. It would be possible to specify the identity of the register holding the required value using its assigned sequence number directly or relative to some reference point other than the sequence number currently reached. Similarly, in a value-producing instruction information dependent on the assigned sequence number could be specified to make the register allocation more flexible. For example, a sequence offset (e.g. "@-2") could be specified, to denote a logical register number

other than 0 for storing the produced value. Also, the destination register could be specified explicitly based on the assigned sequence number.

5 It will be appreciated that the sequence numbers assignable to the produced values may have a limit value, e.g. 255, so that the sequence starts from 0 again after reaching the limit value.

10 Although the above description relates, by way of example, to a VLIW processor capable of software-pipeline execution, it will be appreciated that the present invention is applicable to processors not having these features. A processor embodying the present invention may be included as a processor "core" in a highly-integrated "system-on-a-chip" (SOC) for use
15 in multimedia applications, network routers, video mobile phones, intelligent automobiles, digital television, voice recognition, 3D games, etc.

CLAIMS:

1. A processor including:

instruction issuing means for issuing, in a predetermined sequence, instructions to be executed,
5 the said sequence of instructions including preselected value-producing instructions which, when executed, produce respective values;

instruction executing means for executing the issued instructions;

10 register means, having a plurality of registers, for storing values produced by the executed instructions;

sequence number assigning means for assigning said values produced by said value-producing instructions
15 respective sequence numbers according to the order of issuance of their respective value-producing instructions; and

register allocating means for allocating each said produced value one of the said registers, for storing
20 that produced value, in dependence upon the sequence number assigned to that value.

2. A processor as claimed in claim 1, wherein the said register allocating means are operable to allocate each said produced value its said register
25 independently of information contained in the value-producing instruction which when executed produces that value.

3. A processor as claimed in claim 1 or 2, wherein the said sequence of instructions also includes
30 at least one preselected value-requiring instruction which, when executed, requires the said produced value of a previously-issued one of said value-producing instructions, the processor further including allocated register identifying means operable, during execution
35 of such a value-requiring instruction, to employ information contained in the value-requiring

instruction, dependent upon the said sequence number assigned to the said produced value of the said previously-issued instruction, to identify the register allocated for storing that value.

5 4. A processor as claimed in claim 3, wherein the said information is a sequence offset representing a difference between the latest-assigned sequence number at the point, in said predetermined sequence, of issuance of the said value-requiring instruction and
10 the said sequence number assigned to the produced value of the said previously-issued instruction.

5. A processor as claimed in any preceding claim, wherein the said register means includes:

15 a set of physical registers allocatable for storing the said produced values;

mapping means for mapping logical register identifiers specified by the instruction executing means to respective corresponding physical registers of the said set; and

20 register renaming means for changing the said mapping between the said logical register identifiers and the said corresponding physical registers dynamically during operation of the processor.

25 6. A processor as claimed in claim 5, wherein the said register allocating means are operable to allocate the said produced value of each said value-producing instruction that one of said physical registers which, in said mapping applicable at the point of issuance of that value-producing instruction,
30 has a predetermined logical register identifier.

7. A processor as claimed in claim 5 or 6, wherein the said register renaming means are operable to change the said mapping each time such a value-producing instruction is issued.

35 8. A processor as claimed in claim 5, 6 or 7, wherein:

the physical registers of the said set are arranged one after the next at consecutive addresses in a renameable region of a register file; and

the said mapping means are operable to map a specified logical register identifier to its corresponding physical register using a mapping offset which represents a variable difference between the specified logical register identifier and the said address, in the said renameable region, of the corresponding physical register.

9. A processor as claimed in claim 8, wherein the said register renaming means are operable to change the said mapping by incrementing or decrementing the said mapping offset.

10. A processor as claimed in claim 8 or 9 when read as appended to claim 4, wherein the said logical register identifier is provided directly by the said sequence offset.

11. A processor as claimed in any preceding claim, wherein the said instruction issuing means have a plurality of instruction issue points, and are operable to issue a plurality of instructions simultaneously at different respective ones of the instruction issue points; and

the said instruction executing means have a plurality of instruction executing units corresponding respectively to the said instruction issue points, each operable to execute the instructions issued at its said corresponding instruction issue point.

12. A processor as claimed in claim 11, wherein the said sequence number assigning means are operable, when two or more value-producing instructions are issued simultaneously at different respective instruction issue points, to assign different respective such sequence numbers to the produced values of those two or more value-producing instructions

according to a predetermined issue-slot order assigned to the respective instruction issue slots from which those instructions are issued.

13. A processor as claimed in any preceding claim, operable to execute the instructions of the said sequence in a software-pipelined manner, wherein the said preselected value-producing instructions include instructions which when executed will produce loop-variant values.

14. A compilation method, for converting a sequence of high-level program instructions into a corresponding sequence of low-level instructions to be executed by a processor, the method comprising the steps of:

determining which said low-level instructions of the said corresponding sequence are preselected value-producing instructions and which are preselected value-requiring instructions, each said value-producing instruction being an instruction which when executed will produce a value, and each said value-requiring instruction being an instruction which when executed will require the said value produced by a previously-issued value-producing instruction;

assigning said produced values respective sequence numbers according to the order in which their respective value-producing instructions will be issued during execution; and

coding each said value-requiring instruction with information for use by the said processor during execution to identify the said produced value required by that instruction, that information being dependent on the said sequence number assigned to that produced value.

15. A method as claimed in claim 14, wherein in the said coding step the said information is a sequence offset representing a difference between the sequence

number assigned to the latest said produced value at the point in the said corresponding sequence at which the said value-requiring instruction is issued and the said sequence number assigned to the said produced value required by that instruction.

16. A method as claimed in claim 14 or 15, wherein in the said coding step each said value-producing instruction is coded without any information for use by the processor to identify where to store the said produced value.

17. A method as claimed in any one of claims 14 to 16, wherein the said sequence of high-level program instructions includes a loop structure, the method further comprising the steps of:

analysing the said loop structure to convert the high-level program instructions of the loop structure into a schedule of said low-level instructions to be executed iteratively by the processor according to a software pipeline; and

when one of the said instructions in the said schedule is such a value-producing instruction whose said produced value is a loop-variant value, assigning the produced value of that instruction different sequence numbers in different iterations.

18. A computer program which, when run on a computer, causes the computer to carry out a compilation method as claimed in any one of claims 14 to 17.

19. A computer program which, when run on a computer, causes the computer to carry out a compilation method for converting a sequence of high-level program instructions into a corresponding sequence of low-level instructions to be executed by a processor, the computer program including:

a determining portion for determining which said low-level instructions of the said corresponding

sequence are preselected value-producing instructions
and which are preselected value-requiring instructions,
each said value-producing instruction being an
instruction which when executed will produce a value
5 and each said value high-requiring instruction being an
instruction which when executed will require the value
produced by a previously-issued value-producing
instruction;

an assigning portion for assigning the produced
10 values respective sequence numbers according to the
order in which their respective value-producing
instructions will be issued during execution; and

a coding portion for coding each value-requiring
instruction with information for use by the processor
15 to identify the said produced value required by that
instruction, that information being dependent on the
sequence number assigned to that produced value.

20. A computer program as claimed in claim 18 or
19, carried by a carrier medium.

20 21. A computer program as claimed in claim 20,
wherein the said carrier medium is a storage medium.

22. A computer program as claimed in claim 20,
wherein the said carrier medium is a signal.

23. A processor substantially as hereinbefore
25 described with reference to the accompanying drawings.

24. A compilation method substantially as
hereinbefore described with reference to the
accompanying drawings.

25. A computer program which, when run on a
30 computer, causes the computer to carry out a
compilation method substantially as hereinbefore
described with reference to the accompanying drawings.

COMMUNICATING INSTRUCTION RESULTS IN PROCESSORS

5

10

15

20

25



1/10




FIGURE 1




FIGURE 2




FIGURE 3




3/10

Cycle	i=0	i=1	i=2	i=3	i=4	i=5
0	L1					
1						
2	M	L1				
3	L2					
4		M	L1			
5	A	L2				
6			M	L1		
7		A	L2			
8				M	L1	
9	S		A	L2		
10					M	L1
11		S		A	L2	
12						M
13			S		A	L2
14						
15				S		A
16						
17					S	
18						
19						S

Fig. 4

4/10

120R



r15
r14
r13
r12
r11
r10
r9
r8
r7
r6
r5
r4
r3
r2
r1
r0

OFFSET

FIGURE 5

Cycle	Offset	Iteration 0						Iteration 1					
		Instruction	v0	v1	v2	v3	Instruction	v0	v1	v2	v3	Instruction	v0
0	10	ld v0, (r1++)	s0 ▶ r10										
1	10		s0 ▶ r10										
2	9	mul v1, v0, r3	s1 ▶ r10	s2 ▶ r11			ld v0, (r1++)	s0 ▶ r9					
3	9	ld v2, (r2++)		s2 ▶ r11	s4 ▶ r13			s0 ▶ r9					
4	8			s3 ▶ r11	s5 ▶ r13		mul v1, v0, r3	s1 ▶ r9	s2 ▶ r10				
5	8	add v3, v1, v2		s3 ▶ r11	s5 ▶ r13	s6 ▶ r14	ld v2, (r2++)		s2 ▶ r10	s4 ▶ r12			
6	7					s7 ▶ r14			s3 ▶ r10	s5 ▶ r12			
7	7					s7 ▶ r14	add v3, v1, v2		s3 ▶ r10	s5 ▶ r12	s6 ▶ r13		
8	6					s8 ▶ r14					s7 ▶ r13		
9	6	st v3, (r4++)				s8 ▶ r14					s7 ▶ r13		
10	5										s8 ▶ r13		
11	5						st v3, (r4++)				s8 ▶ r13		

Translation:

I1 ld v0, (r1++) → ld s0, (r1++)
 I2 mul v1, v0, r3 → mul s2, s1, r3
 I3 ld v2, (r2++) → ld s4, (r2++)
 I4 add v3, v1, v2 → add s6, s3, s5
 I5 st v3, (r4++) → st s8, (r4++)

Figure 6(A)

		Iteration 2						Iteration 3					
Cycle	Offset	Instruction	v0	v1	v2	v3		Instruction	v0	v1	v2	v3	
0	10												
1	10												
2	9												
3	9												
4	8	ld v0, (r1++)	s0 ▶ r8										
5	8		s0 ▶ r8										
6	7	mul v1, v0, r3	s1 ▶ r8	s2 ▶ r9				ld v0, (r1++)	s0 ▶ r7				
7	7	ld v2, (r2++)		s2 ▶ r9	s4 ▶ r11				s0 ▶ r7				
8	6			s3 ▶ r9	s5 ▶ r11			mul v1, v0, r3	s1 ▶ r7	s2 ▶ r8			
9	6	add v3, v1, v2		s3 ▶ r9	s5 ▶ r11	s6 ▶ r12		ld v2, (r2++)		s2 ▶ r8	s4 ▶ r10		
10	5					s7 ▶ r12				s3 ▶ r8	s5 ▶ r10		
11	5					s7 ▶ r12		add v3, v1, v2		s3 ▶ r8	s5 ▶ r10	s6 ▶ r11	
12	4					s8 ▶ r12						s7 ▶ r11	
13	4	st v3, (r4++)				s8 ▶ r12						s7 ▶ r11	
14	3											s8 ▶ r11	
15	3							st v3, (r4++)				s8 ▶ r11	

FIGURE 6(b)



7/10

Cycle	i=0	i=1	i=2	i=3	i=4	i=5
0	L1					
1						
2	M	L1				
3	L2					
4		M	L1			
5	A	L2				
6			M	L1		
7		A	L2			
8				M (1)	L1 (0)	
9	S		A (3)	L2 (2)		
10					M (5)	L1 (4)
11		S		A (7)	L2 (6)	
12						M (9)
13			S		A (11)	L2 (10)
14						
15				S		A (15)
16						
17					S	
18						
19						S

Fig. 7

8/10




FIGURE 8

9/10




FIGURE 9




FIGURE 10